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Synchronized Pulse Generator Needs No External Power 
The problem: Devising a circuit that does not 
require the use of external power to generate a fast 
rise-time pulse synchronized with an input pulse of 
relatively slow rise and fall times. 
The solution: A simple circuit having a high input 
impedance and a low output impedance. 
How it's done: The diagram illustrates the circuit 
for generating a positive pulse during the fall time 
of the rectangular input pulse, which swings to zero 
from an amplitude of +6.0 volts. During the time the 
input pulse remains at this amplitude, charging cur-
rent flows into the capacitor through the input resistor 
R and diode D 1 . A large input impedance is 
obtained by making R large. By proper choice of the 
capacitance value, the capacitor will charge to ap-
proximately +6.0 volts in the time the input pulse 
remains at this voltage. In this time interval, all 
transistors are biased off so that the capacitor retains 
its charge. When the input signal drops from +6.0
volts to approximately +4.0 volts, so that diodes 
and D 3
 are forward biased, transistor Q 1 conducts and 
puts out a signal which turns on amplifier stage Q2-Q3 
to yield a sharply rising pulse. The effective supply 
voltage for the amplifier is obtained from the charge 
on the capacitor which drains exponentially through 
transistors Q 2 and Q 3 to produce a corresponding 
exponential fall in the output pulse. 
Notes: 
1. The circuit described above yields an output at 
the fall time of the input signal. An output may be 
obtained on the rise time of a negative going 
pulse by use of NPN transistors for Q 1 and Q 3, a 
PNP transistor for Q 2, and by reversing the polar-
ity of diodes D 1 , D 2, and D3. 
2. The point during the fall or rise time of the 
input signal at which an output pulse is obtained is 
determined by the forward voltage drop across 
diodes D 2 and D 3. This point may be varied by 
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changing the number of diodes used in the D1-D2 
position, or it may be made very stable by replac-
ing these diodes with a zener diode. 
3. A tunnel diode may be incorporated into the 
circuit for operation on an input pulse with a 
single polarity swing or an input pulse with a 
positive-to-negative swing. 
4. Inquiries concerning this invention may be directed 
to:
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